Machine learning algorithms are getting more and more complex​

There is a need for specialized hardware that is optimized to be able to handle the mathematical operations that ML algorithms require​

Our goal is to utilize an FPGA to be able to speed up ML algorithms, specifically ones involving Convolution Neural Networks​

Utilize parallel programming techniques to accomplish this as well as potentially truncating bit size to reduce data size