FPGA based network traffic parser. Sits in the middle between network traffic without interrupting network speed and enables real-time analysis of network traffic running through it (specifically targeting DNS network packets). The goal of this project is to create a device that can sort and remove unnecessary traffic before it reaches data servers which will reduce the need for large scale servers that store large amounts of network traffic for processing.